

<b>Semester</b>	<b>III</b>	<b>Course Title</b>	<b>Digital Electronics</b>	<b>Course Code</b>	<b>18 EC 34</b>
<b>Teaching Period</b>	<b>50 Hours</b>	<b>L - T - P - TL*</b>	<b>3 - 1 - 0 - 4</b>	<b>Credits</b>	<b>4</b>
<b>CIE*</b>	<b>40 Marks</b>	<b>SEE*</b>	<b>60 Marks</b>	<b>Total</b>	<b>100 Marks</b>
<b>CREDITS - 04</b>					
<p><b>Course objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Illustrate simplification of Algebraic equations using Karnaugh Maps and Quine-McClusky Techniques.</li> <li>• Design combinational logic circuits.</li> <li>• Design Decoders, Encoders, Digital Multiplexer, Adders, Subtractors and Binary Comparators.</li> <li>• Describe Latches and Flip-flops, Registers and Counters.</li> <li>• Analyze Mealy and Moore Models.</li> <li>• Develop state diagrams Synchronous Sequential Circuits.</li> </ul>					
<b>Module - 1</b>					
<p><b>Principles of combination logic:</b> Definition of combinational logic, canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3,4 variables, Incompletely specified functions (Don't care terms) Simplifying Max term equations, Quine-McCluskey minimization technique- 3&amp;4 Variables. <b>(Text 1, Chapter3).</b></p> <p style="text-align: right;"><b>L1, L2,L3</b></p>					
<b>Module -2</b>					
<p><b>Analysis and design of combinational logic:</b> Decoders, BCD decoders, Encoders, digital multiplexers, Adders and Subtractors, Cascading full adder , Look ahead carry, Binary comparators. <b>(Text 1, Chapter4)</b></p> <p style="text-align: right;"><b>L1, L2,L3</b></p>					
<b>Module -3</b>					
<p><b>Flip-Flops &amp; Its Application:</b> Basic Bistable elements, Latches, The master-slave flip-flops (pulse-triggered flip-flops): SR flip-flops, JK flip-flops, Characteristic equations, Registers, binary ripple counters, and synchronous binary counters <b>(Text 2, Chapter6).</b></p> <p style="text-align: right;"><b>L1,L2,L3</b></p>					
<b>Module -4</b>					
<p><b>Sequential Circuit Design:</b> Design of a synchronous counters, Design of a synchronous mod-n counter using clocked T, JK , D and SR flip-flops. <b>(Text 2,Chapter6)</b></p> <p>Mealy &amp; Moore models, State machine notation, Construction of State diagrams. <b>(Text 1, Chapter 6)</b></p> <p style="text-align: right;"><b>L1,L2,L3</b></p>					
<b>Module -5</b>					
<p><b>Application of Digital Circuits:</b> Programmable logic devices, Complex PLD, FPGA, Sequential Circuit design- Design of Sequential circuits using ROM's &amp; PLAs, CPLDs &amp; FPGAs <b>(Text 3, 9.6 to 9.8,16.4 to 16.6)</b></p> <p style="text-align: right;"><b>L1, L2,L3</b></p>					

**Course Outcomes:** After studying this course, Students will be able to

- **Acquire** knowledge of Combinational and Sequential logic circuits.
- **Design** the combinational logic Circuits & Sequential Circuits.
- **Analyse** the performance of Synchronous/Asynchronous Sequential Circuits.
- **Design** and Develop Mealy and Moore Models for digital Circuits.
- **Design** of Combinational & Sequential Circuits, and its usage in digital applications.

**Text Books:**

- Digital Logic Applications and Design, John M Yarbrough, Thomson Learning, 2001. ISBN 981-240-062-1.
- Donald D. Givone, – Digital Principles and Design ||, McGraw Hill, 2002. ISBN 978-0-07-052906-9.
- Charles H Roth Jr., -Fundamentals of Logic Design, Cengage Learning 5<sup>th</sup> Edition

**Reference Books:**

- D.P. Kothari and J.S. Dhillon, – Digital Circuits and Design ||, Pearson, 2016, ISBN: 9789332543539.
- Morris Mano, – Digital Design ||, Prentice Hall of India, Third Edition.
- K. A. Navas, – Electronics Lab Manual ||, Volume I, PHI, 5<sup>th</sup> Edition, 2015, ISBN: 9788120351424.